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Abstract 
 
In this study, the impact of the stress in SiNx surface passivation layers on off-state drain and gate leakage 
currents and off-state breakdown voltage in AlGaN/GaN High Electron Mobility Transistors (HEMTs) is 
assessed.  The SiNx films were deposited at room temperature by inductively coupled plasma chemical vapour 
deposition (ICP-CVD).  Compared to unpassivated devices, the off-state drain and gate leakage currents of 
AlGaN/GaN HEMTs is increased by up to 2 orders of magnitude for a 200 nm thick SiNx passivation layer with 
309 MPa compressive stress.  The use of a bilayer SiNx passivation scheme comprising 70 nm SiNx with 309 
MPa compressive stress followed by 130 nm SiNx with 880 MPa compressive stress resulted in off-state drain 
and gate leakage currents reduced by up to 1 order of magnitude when compared to unpassivated devices. 
  
 
1. Introduction 
 
The GaN based HEMT is a promising candidate 
for high power, high frequency and high temperature 
applications [1]. In these devices, SiNx has been 
widely used for surface passivation between the 
transistor gate and drain and shown to be effective in 
mitigating current collapse and DC-to-RF dispersion 
due to the large density of surface states and trapped 
surface charge [2]. However, the use of SiNx as a 
surface passivant can cause issues with increased off-
state drain and gate leakage currents [3]. This is a 
critically sensitive issue for large area, high power 
transistors. In this work, a significant reduction in off-
state drain and gate leakage currents in AlGaN/GaN 
HEMTs was observed by the use of a strain 
engineered bilayer SiNx passivation scheme. 
2. Experimental 
 
AlGaN/GaN heterostructure epi-layers were 
grown on a silicon substrate by metal organic 
chemical vapor deposition. The layer structure 
comprised a 0.25 μm AlN nucleation layer; a 
1018 cm−3 carbon doped buffer layer comprising a 
graded 4.6 μm AlGaN layer, followed by a 0.8 μm 
GaN layer; a 0.25 μm undoped GaN channel; a 1nm 
mobility enhancing AlN interlayer; a 27 nm AlGaN 
barrier and a 2nm GaN cap layer. Two samples of 
transistors were fabricated by first performing an 
electron beam evaporation of 30/180/40/100 nm 
Ti/Al/Ni/Au source and drain ohmic contacts which 
were annealed at 770 °C for 30 s in N2, followed by a 
600 nm etch of SiCl4-based mesa isolation etch. The 
lateral mesa isolation leakage current was under 20 
nA/mm. Then, 20/200 nm Ni/Au Schottky gate 
contacts 3 μm in length were deposited on the GaN 
surface. At this point, the “unpassivated” transistor 
characteristics were measured on both samples. 
Finally, a SiNx passivation layer process split was 
implemented.  The first sample, “Sample A”, had a 
200 nm thick SiNx passivation layer deposited by 
ICP-CVD. This film was 309 MPa compressively 
strained (as measured when deposited on a silicon 
substrate) – the so called “normal” passivation in the 
following discussions.  The second sample, “sample 
B”,  had a bilayer SiNx passivation comprising 70 nm 
309 MPa “normal” compressively strained SiNx 
followed by a “highly” stressed 880 MPa 130 nm 
SiNx film.  The stress in the SiNx films was controlled 
by varying the ICP power level in the CVD deposition 
tool. 
3. Results and discussion 
As shown in Figure 1(a) the sample with 200 nm 
“normal” stressed SiNx passivation has significantly 
higher off-state drain and gate leakage currents, when 
compared to unpassivated devices. In comparison, as 
shown in Figure 1(b), the use of a 130 nm “highly” 
stressed SiNx film on top of a 70 nm “normally” 
stressed passivation layer results in a 1 order of 
magnitude reduction in off-state drain and gate 
leakage currents, when compared to unpassivated 
devices. As shown in Figure 2, the off-state 
breakdown characteristics of the devices are similarly 
improved by using the bilayer passivation scheme.  
Table 1 summarised the key performance metrics 
obtained in this work. Bilayer stressed SiNx layers can 
reduce gate and off-state leakage currents whereas 
also reduce transconductance. We need further studies 
of surface leakage currents and activation energies 
using Arrhenius plot to better understand the leakage 
mechanisms of each passivation scheme.   
4. Conclusion 
 
The impact of stress in SiNx surface passivation 
layers on off-state drain and gate leakage currents and 
off-state breakdown voltage in AlGaN/GaN High 
Electron Mobility Transistors (HEMTs) is assessed. 
The use of a bilayer SiNx passivation scheme 
comprising 70 nm SiNx with 309 MPa compressive 
stress followed by 130 nm SiNx with 880 MPa 
compressive stress resulted in off-state drain and gate 
leakage currents reduced by up to 1 order of 
magnitude when compared to unpassivated devices.  
This is a promising development for high voltage, 
large area and high current area GaN power 
transistors.  
 
Fig.1. IDS-VGS and IGS-VGS characteristics for (a) 
‘normal’ compressively stressed 200 nm SiNx (b) the 
bilayer of 130 nm ‘highly’ compressive stressed SiNx 
and 70 nm ‘normal’ compressive SiNx surface 
passivation schemes.  
 
Fig.2. IDS-VDS and IGS-VDS off-state leakage current 
characteristics measured (a) ’normal’ compressively 
stressed 200 nm SiNx (b) ‘highly’ compressive 
stressed 130 nm SiNx with ‘normal’ compressive 
70 nm SiNx surface passivation schemes. 
Table.1. Summary of DC properties of different 
stressed SiNx on AlGaN/GaN HEMTs. 
 Sample (A) Sample (B) 
 (1) (2) (3) (4) 
Off state 
leakage 
(μA/mm) 
@VD=200 V, 
@VG= -8 V 
IDS 0.42 
IGS 1.08 
IDS 26 
IGS 17 
IDS 0.36 
IGS 1.22 
IDS 0.09 
IGS 0.36 
ID max (mA/mm) 
@ VD= 10 V 
@ VG= 2 V 
541 593 707 632 
gm max (mS/mm) 
@ VD= 10 V 
110 113 144 133 
RON (Ω·mm) 4.21 3.82 4.46 4.81 
(1) Unpassivated               
(2) ‘Normal’ compressive stressed 200 nm SiNx 
(3) Unpassivated 
(4) ‘Normal’ compressive stressed 70 nm SiNx + ‘highly’ 
compressively stressed 130 nm SiNx /  
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